• State
  • Locked Locked
  • Replies 0 replies
  • Subscribers 97 subscribers
  • Views 250 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Regarding AM3352 NAND Flash Interface

Siddharth Chowdhuri
Prodigy 120 points
Other Parts Discussed in Thread: AM3352

Hi,

Listed below are few queries regarding the NAND Flash interface with AM3352.

  1. With AM3352, the bootstrap pins is configured for booting from NAND Flash at CS0. The max size of this NAND flash at CS0 can be 64Gb. Please confirm if my understanding is correct.
  2. The bootstrap pins configured for booting from NAND Flash in AM3352. After PoR, the registers GPMC_CONFIG default value will be set for accessing the NAND Flash  at CS0 for ex - GPMC_CONFIG1_i registers as mentioned in Table 7-11, Section 7.1.3.3.12.1.1 will be set for accessing the NAND Flash. Also the NAND Device Command, Address Phase Control will be automatically taken care. Please confirm if my understanding is correct.

Regards,

Siddharth