Hi,
I am implementing an algorithm. The following reference (below dot line) is about the similar algorithm using TI 6201. What it said seems multiplier costs more than addition. I have some programming in C for TI 6713. I remember that TI DSP multiplication can be done in one cycle. It needs more instruction fatch? How do you think about that? Thanks.
..................
A so called Q-format representation consisting of 16
bits for both integer and fractional parts is employed
for the fixed point implementation. Overflow is
avoided via clipping. Reduced complexity is achieved
by avoiding division or multiplication operation even
for the lookups. Interval size is specified as the power
of two to replace multiplications with shift operations.