This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Problem with interrupt in tmc320c5509a dsp

Hi,

I am using CCS Version: 4.2 and the target is TMS320C5509A.The problem arises while setting interrupts.external interrupt (INT1,Software Trap Equivalent SINT16)

 is being used.IFR16 gets set when interrupt occurs,but it is not getting routed to ISR correctly.

The vector table starts at the location 0x00100 and it was assigned to IVPD and IVPH registers.So in thememory view i am able to see the address location of the ISR at an offset of 80 from the start.(ie at 0x00180).In the debugging mode while running when interrupt occurs it goes to address location 0x0000A instead of the address of ISR and is getting halted and also IFR16 is getting cleared.Below given is the vector file which i am using. Can you please help me out in mapping the ISR correctly?

* Assembly file to set up interrupt vector table
*
.include "globals.inc"
        .sect ".vectors"
        
*------------------------------------------------------------------------------
* Global symbols defined here and exported out of this file
*------------------------------------------------------------------------------
        .global _VECSTART
        .global _fpga_int
*------------------------------------------------------------------------------
* Global symbols referenced in this file but defined somewhere else. 
* Remember that your interrupt service routines need to be referenced here.
*------------------------------------------------------------------------------
       .ref _c_int00
      .def nmi, int2, int3, int4, int5, int6
      .def int7, int8, int9, int10, int11, int12, int13
      .def int14, int15, int16, int17, int18, int19, int20
      .def int21, int22, int23, int24, int25, int26, int27
      .def int28, int29
      
_VECSTART:
        .ivec _c_int00,use_reta
        
nmi     .ivec no_isr
        nop_16
;int0    .ivec no_isr
;        nop_16
;int1    .ivec no_isr
;        nop_16
int2    .ivec no_isr
        nop_16
int3    .ivec no_isr
        nop_16
int4    .ivec no_isr
        nop_16
int5    .ivec no_isr ;_McBSP0_Rx_int
        nop_16
int6    .ivec no_isr
        nop_16
int7    .ivec no_isr
        nop_16
int8    .ivec no_isr
        nop_16
int9    .ivec no_isr
        nop_16
int10   .ivec no_isr
        nop_16
int11   .ivec no_isr
        nop_16
int12   .ivec no_isr
        nop_16
int13 .ivec no_isr
        nop_16
int14   .ivec no_isr
        nop_16
int15   .ivec no_isr 
        nop_16
int16   .ivec _fpga_int ;no_isr
        nop_16
int17   .ivec no_isr
        nop_16
int18   .ivec no_isr
        nop_16
int19   .ivec no_isr
        nop_16
int20   .ivec no_isr
        nop_16
int21   .ivec no_isr
        nop_16
int22   .ivec no_isr
        nop_16
int23   .ivec no_isr
        nop_16
int24   .ivec no_isr
        nop_16
int25   .ivec no_isr
        nop_16
int26   .ivec no_isr
        nop_16
int27   .ivec no_isr
        nop_16
int28   .ivec no_isr
        nop_16
int29   .ivec no_isr
        nop_16
*------------------------------------------------------------------------------
* This is a dummy interrupt service routine used to initialize the IST.
*------------------------------------------------------------------------------
        .text
        .def no_isr
no_isr:
        b #no_isr
*------------------------------------------------------------------------------
Thanks and Regards,
Sadhna Sha