Hello
When I set CLKOUT2DIV in CM_CLKOUT_CTRL register to 0x7 to divide by 8 the clock, no signal is outing. It works fine with other values.
Is there a bug or a limitation in the frequency divider of sys_clkout2 ? Changing the source has no influence.
Best regards
Cyril
