This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320C5515 Debugger Schematic for review:

Other Parts Discussed in Thread: TMS320C5515

Hi,

we are using the debugger circuit in our application as per the attached schematic file. I had asked TI FAE for review, but they say it should be done through E2E forum. Kindly review the same and let us know if any changes needed

We are not using CPLD in our application. I wanted to know why they use CPLD in some EVMs and in XDS100V2

Regards

Nanda kumar M

  • Hello,

    What TI product are using the XDS100V2 with so I can move this question into the correct support forum?   Also you mentioned a schematic, it probably would be helpful if you attached it to your response

    Foe

  • Dear Foe,

    PFA schematic design which i have done. Kindly review the same and help me out if any changes needs to be incorporated.2783.ADAS 16 DEBUGGER.pdf

    Regards

    Nanda Kumar M

     

  • Nanda,

    Thank you for attaching the schematic.  Unfortunately I am not an engineer and cannot provide an answer and I do not know which product support forum to move this question to.  What TI product does your question pertain to and I can move it into that product area.

    Foe

  • Hi,

    we are using the debugger circuit in our application as per the attached schematic file. I had asked TI FAE for review, but they say it should be done through E2E forum. Kindly review the same and let us know if any changes needed

    We are not using CPLD in our application. I wanted to know why they use CPLD in some EVMs and in XDS100V2

    Regards

    Nanda kumar M

  • Dear Foe,

    We are using this circuit as a debugger for TMS320C5515. It is anXDS100V2 schematic. It belongs to TI debugger family. I hope this will help you to put my query in right place. please do this help as soon as possible because as of now I am in layout stage that is final stage of hardware activity. I need an review comments by TI if their is any so that i can do changes in my schematic.

    Regards

    Nanda Kumar M