Why DM368 DA pins can't output any signal ?

op op

Hi all~
I am sorry to be a DM368 novice.
I want to decode a 1080P H264 file and output "Y\Pb\Pr" singals to the interface of color component through 3 DA pins of this chip. Demo programs located in the DVSDK (dvsdk_dm368-evm_4_02_00_06) are used to encode and decode this 1080P file after minor edits , however nothing can be detected on these DA 3 pins. The encoded file can be played by VLC 2.0.1 using the parameters of "--demux=h264" on a windows PC. The minor edits of decode is just change video_std from1080I 30Hz to “1080P 30Hz”：

---------------------------------------------------------------------------
diff -r decode/main.c decode_old/main.c
164c164
<       "\t5\t1080P @ 30 fps - for DM368\n"
---
>       "\t5\t1080I @ 30 fps - for DM368\n"
284,285c284
< #if 0
<                     argsp->videoStd = VideoStd_1080I_30;
---
>                         argsp->videoStd = VideoStd_1080I_30;
287,291c286
< #else
<                     argsp->videoStd = VideoStd_1080P_30;
<                         argsp->videoStdString = "1080P 30Hz";
< #endif
<            break;
---
>                         break;
444,448c439
< #if 0
<       case VideoStd_1080I_30:
< #else
<       case VideoStd_1080P_30:
< #endif
---
>         case VideoStd_1080I_30:
618d608
< #if 0
621,625d610
< #else
<
<                         argsp->videoStd = VideoStd_1080P_30;
<                         argsp->videoStdString = "1080P 30Hz";
< #endif

----------------------------------------------------------------------------------------------------

My bootargs is :

Kernel command line: mem=60M console=ttyS0,115200n8 root=/dev/nfs nfsroot=192.168.1.64:/home/armfs rw ip=192.168.1.100:192.168.1.1:255.255.255.0 video=davincifb:vid0=OFF:vid1=OFF:osd0=720x576x16,2025K dm365_imp.oper_mode=0 davinci_capture.device_type=2 video=dm36x:output=pal

Following is the port rs232 output ,:

----------------------------------------------------------------------------------------------------

./decode -v data.264 -y 5 -O component

Decode demo started.

davinci_venc davinci_venc: Desired VENC clock not available

davinci_venc davinci_venc: PLL's doesnot yield required VENC clk

davinci_v4l2 davinci_v4l2.1: Before finishing with S_FMT:

layer.pix_fmt.bytesperline = 1984,

layer.pix_fmt.width = 1920,

layer.pix_fmt.height = 1080,

layer.pix_fmt.sizeimage =3214080

davinci_v4l2 davinci_v4l2.1: pixfmt->width = 1920,

layer->layer_info.config.line_length= 1984

ARM Load: 34% Video fps: 7 fps Video bit rate: 1037 kbps Sound bit rate: 0 kbps Time: 00:00:01 Demo: Decode Display: 1080P 30Hz Video Codec: H.264 HP Video Resolution: 1920x1080 Sound Codec: N/A Sampling Freq: N/A

ARM Load: 5% Video fps: 11 fps Video bit rate: 926 kbps Sound bit rate: 0 kbps Time: 00:00:02 Demo: Decode Display: 1080P 30Hz Video Codec: H.264 HP Video Resolution: 1920x1080 Sound Codec: N/A Sampling Freq: N/A

ARM Load: 6% Video fps: 11 fps Video bit rate: 1087 kbps Sound bit rate: 0 kbps Time: 00:00:03 Demo: Decode Display: 1080P 60Hz Video Codec: H.264 HP Video Resolution: 1920x1080 Sound Codec: N/A Sampling Freq: N/A

......

----------------------------------------------------------------------------------------------------

I don't know why decode frame rate reduced about by half ? and two "clk" signal are "not"? is this right ? Does it related to the decode drivers or bootargs?

If the question is encoded H264 file, any one can provide a correct 1080P 30Hz h264 test file for me?

Attach is my raw media file "data.264".

Thanks a lot !

Regards

264.7z

over 13 years ago

0 Arnold Jay over 12 years ago

Prodigy 10 points

I have the same problem.

I made the same changes to the decode demo in order to decode in 1080p.

When I flash a dm365 UBL I get 22fps decoding an 1080p h264 file (which is understandable because it uses a 297MHz arm clock), but when I flash a dm368 UBL I get 11fps and the same messages as "op op" got:

davinci_venc davinci_venc: Desired VENC clock not available

davinci_venc davinci_venc: PLL's doesnot yield required VENC clk

These are the outputs when I run "cat /proc/davinci_clocks" with both UBLs:

DM365 UBL:

ref_clk           users=17      24000000 Hz
pll1            users=16 pll 486000000 Hz
    pll1_aux_clk users= 5 pll 24000000 Hz
      uart0       users= 1 psc 24000000 Hz
      i2c         users= 1 psc 24000000 Hz
      spi4        users= 0 psc 24000000 Hz
      pwm0        users= 0 psc 24000000 Hz
      pwm1        users= 0 psc 24000000 Hz
      pwm2        users= 0 psc 24000000 Hz
      timer0      users= 1 psc 24000000 Hz
      timer1      users= 0 psc 24000000 Hz
      timer2      users= 2 psc 24000000 Hz
      timer3      users= 0 psc 24000000 Hz
      usb         users= 1 psc 24000000 Hz
    pll1_sysclkbp users= 0 pll 24000000 Hz
    clkout0       users= 0 pll 24000000 Hz
    pll1_sysclk1 users= 0 pll 486000000 Hz
    pll1_sysclk2 users= 0 pll 243000000 Hz
    pll1_sysclk3 users= 2 pll 243000000 Hz
      vpss_dac    users= 1 psc 243000000 Hz
      mjcp        users= 1 psc 243000000 Hz
    pll1_sysclk4 users= 7 pll 121500000 Hz
      uart1       users= 1 psc 121500000 Hz
      mmcsd1      users= 0 psc 121500000 Hz
      spi0        users= 1 psc 121500000 Hz
      spi1        users= 0 psc 121500000 Hz
      spi2        users= 0 psc 121500000 Hz
      spi3        users= 0 psc 121500000 Hz
      gpio        users= 1 psc 121500000 Hz
      aemif       users= 2 psc 121500000 Hz
      emac        users= 1 psc 121500000 Hz
      asp0        users= 1 psc 121500000 Hz
      rto         users= 0 psc 121500000 Hz
    pll1_sysclk5 users= 1 pll 243000000 Hz
      vpss_master users= 1 psc 243000000 Hz
    pll1_sysclk6 users= 0 pll 27000000 Hz
    pll1_sysclk7 users= 0 pll 486000000 Hz
    pll1_sysclk8 users= 1 pll 121500000 Hz
      mmcsd0      users= 1 psc 121500000 Hz
    pll1_sysclk9 users= 0 pll 243000000 Hz
pll2            users= 1 pll 594000000 Hz
    pll2_aux_clk users= 0 pll 24000000 Hz
    clkout1       users= 0 pll 24000000 Hz
    pll2_sysclk1 users= 0 pll 594000000 Hz
    pll2_sysclk2 users= 1 pll 297000000 Hz
      arm_clk     users= 1 psc 297000000 Hz
    pll2_sysclk3 users= 0 pll 594000000 Hz
    pll2_sysclk4 users= 0 pll 20482758 Hz
      voice_codec users= 0 psc 20482758 Hz
    pll2_sysclk5 users= 0 pll 74250000 Hz
    pll2_sysclk6 users= 0 pll 594000000 Hz
    pll2_sysclk7 users= 0 pll 594000000 Hz
    pll2_sysclk8 users= 0 pll 594000000 Hz
    pll2_sysclk9 users= 0 pll 594000000 Hz
pwm3            users= 0 psc 24000000 Hz

DM368 UBL:

ref_clk           users=14      24000000 Hz
pll1            users=13 pll 680000000 Hz
    pll1_aux_clk users= 5 pll 24000000 Hz
      uart0       users= 1 psc 24000000 Hz
      i2c         users= 1 psc 24000000 Hz
      spi4        users= 0 psc 24000000 Hz
      pwm0        users= 0 psc 24000000 Hz
      pwm1        users= 0 psc 24000000 Hz
      pwm2        users= 0 psc 24000000 Hz
      timer0      users= 1 psc 24000000 Hz
      timer1      users= 0 psc 24000000 Hz
      timer2      users= 2 psc 24000000 Hz
      timer3      users= 0 psc 24000000 Hz
      usb         users= 1 psc 24000000 Hz
    pll1_sysclkbp users= 0 pll 24000000 Hz
    clkout0       users= 0 pll 24000000 Hz
    pll1_sysclk1 users= 0 pll 24285714 Hz
    pll1_sysclk2 users= 0 pll 340000000 Hz
    pll1_sysclk3 users= 2 pll 340000000 Hz
      vpss_dac    users= 1 psc 340000000 Hz
      mjcp        users= 1 psc 340000000 Hz
    pll1_sysclk4 users= 5 pll 170000000 Hz
      uart1       users= 1 psc 170000000 Hz
      mmcsd1      users= 0 psc 170000000 Hz
      spi0        users= 1 psc 170000000 Hz
      spi1        users= 0 psc 170000000 Hz
      spi2        users= 0 psc 170000000 Hz
      spi3        users= 0 psc 170000000 Hz
      gpio        users= 1 psc 170000000 Hz
      aemif       users= 1 psc 170000000 Hz
      emac        users= 1 psc 170000000 Hz
      asp0        users= 0 psc 170000000 Hz
      rto         users= 0 psc 170000000 Hz
    pll1_sysclk5 users= 1 pll 340000000 Hz
      vpss_master users= 1 psc 340000000 Hz
    pll1_sysclk6 users= 0 pll 75555555 Hz
    pll1_sysclk7 users= 0 pll 680000000 Hz
    pll1_sysclk8 users= 0 pll 48571428 Hz
      mmcsd0      users= 0 psc 48571428 Hz
    pll1_sysclk9 users= 0 pll 24285714 Hz
pll2            users= 1 pll 432000000 Hz
    pll2_aux_clk users= 0 pll 24000000 Hz
    clkout1       users= 0 pll 24000000 Hz
    pll2_sysclk1 users= 0 pll 24000000 Hz
    pll2_sysclk2 users= 1 pll 432000000 Hz
      arm_clk     users= 1 psc 432000000 Hz
    pll2_sysclk3 users= 0 pll 216000000 Hz
    pll2_sysclk4 users= 0 pll 20571428 Hz
      voice_codec users= 0 psc 20571428 Hz
    pll2_sysclk5 users= 0 pll 27000000 Hz
    pll2_sysclk6 users= 0 pll 432000000 Hz
    pll2_sysclk7 users= 0 pll 432000000 Hz
    pll2_sysclk8 users= 0 pll 432000000 Hz
    pll2_sysclk9 users= 0 pll 432000000 Hz
pwm3            users= 0 psc 24000000 Hz

Processors

Processors forum

Why DM368 DA pins can't output any signal ?