Timing relationship between interrupt mask and instruction pipeline

We are trying to avoid an interrupt interacting with queue management (updating an address pointers).

Does anyone know what the timing relationship is between setting or clearing an interrupt mask and the instruction pipeline?

Thank you in advance.

Tony