Hello,
We are using TI6670 DSP processor for 4G baseband development. We use MSGQ for message communication between cores.
We observed using system Analyser that whenever message flows between cores, there starts a HWI (approx 80 microseconds duration) that blocks all our SWIs and Tasks.
We tried using ti.sdo.ipc.transports.TransportShmNotify, that reduced HWI time significantly, but not still good enough for us.
We would like to have a have a mechanism in which the underneath mechanism for IPC can be de-prioritized in comparision to SWIs.
Is this possible?
Regards,
Pankaj