SRIO, PCIE, GbE, Hyperlink, TSIP, EMIF16, SPI, Timer0, 1, UART CTS and RTS not used

Wenjun Huang

If the following interfaces (SRIO, PCIE, GbE, Hyperlink, TSIP, EMIF16, SPI, Timer0, 1, UART CTS and RTS) are not used in the hardware design, how should they be terminated? Not connected or terminated to ground or other voltages

over 13 years ago

0 one and zero over 13 years ago

TI__Mastermind 18146 points

Hi Wenjun,

you'll find the answers in the HW Design Guidelines:

http://www.ti.com/lit/an/sprabi2b/sprabi2b.pdf

Kind regards,

one and zero

0 Wenjun Huang over 13 years ago in reply to one and zero

Expert 1770 points

Thanks for directing. The answer is mainly left floating, or pulled low or high to reduce leakage current for some of the interfaces.

Processors

Processors forum

SRIO, PCIE, GbE, Hyperlink, TSIP, EMIF16, SPI, Timer0, 1, UART CTS and RTS not used