volatile accesses not synchronous?

1729168

I started a thread in the Compiler forum - which has run its' course - with the suggestion to try another forum so tag you are it.

i'm going insane trying to figure out why these simple volatile accesses are not happening in order.

if this link does not work after this initial post then i'll tell my story all over again.

thanks

http://e2e.ti.com/support/development_tools/compiler/f/343/p/198996/708750.aspx#708750

over 13 years ago

0 RandyP over 13 years ago

TI__Guru* 84110 points

It will be a lot easier for people here to read and reply to your thread if the whole thing is in this forum, so I had it moved here. The old path to it probably still works with a redirect, but the new path is http://e2e.ti.com/support/dsp/tms320c6000_high_performance_dsps/f/112/t/198996.aspx .

If you would like the title of the moved thread to be changed, I think you can click the Edit pencil icon at the bottom left of the original post and it will let you edit the title or the text.

Regards,
RandyP

0 Jakez over 13 years ago

Expert 1950 points

Hello,

The problem sounds like if the EMIF region of concern was cached (which should not be for R/W access to a flash device).

You may check the MAR176 register (for the 0xB0000000 region) is 0, or simply add something like "((unsigned*)0x01848000)[0xB0] = 0" before EMIF usage.

Jakez

0 RandyP over 13 years ago in reply to Jakez

TI__Guru* 84110 points

Please post replies for the other thread onto the other thread. This way people can see what it is you are answering.

How to change compiler/assembler behavior

Processors

Processors forum

volatile accesses not synchronous?