From reading the tech reference manual (SPUH92A) figure 33-74 and table 33-78 indicate that HBRXE and HBTXE bits are set to 0 Read-Only. Does that mean the chip does not support additional transactions per microframe (per the USB 2.0 standard section 5.9)?
