Hello.
I need to calculate GPMC optimal performance as synchronous burst read timing.
Could you let me know?
When I read access to GPMC continuously,
what cycles does it take between 1st burst read and 2nd burst read?
I think it takes just one GPMC_FCLK clock cycle in best case.
Is the idea correct?
I appreciate your advice.
Best regards,
RY