• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 98 subscribers
  • Views 403 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

About C6678 Silicon Errata

g.f.
Guru 15520 points

Hi,

I'm looking at C6678 Silicon Errata(SPRZ334E) and have questions about it.
I can't understand the content of page.61 "Usage Note 17 The Clock Input to NETCP Usage Note" .

It is indicated as follow:
"A multiplexer selects between SYSCLK1 or the output of PASS PLL as the input to NETCP.
The multiplexer is controlled by bit 13 (zero indexed) in the PASSPLLCTL1 register."

My question is :
1.Which multiplexer is it talking about?
2.Isn't the input to NETCP only the output from PASS PLL ?
  (I thought from C6678 datasheet page.147 Figure 7-25)
3.Isn't bit 13 in the PASSPLLCTL1 register reserved area?

Best regards,
g.f.

  • 0
    TI__Mastermind 30825 points

    The Data Manual hasn't been updated yet, but the usage note is correct.  The PA PLL diagram will look similar to the that found in the C6670 Data Manual.  The difference being that the upper portion on C6670 is feed by SYSCLK & ALTCORECLK w/ a Selector CORECLKSELECT.  This is completely replaced with CORECLK (i.e. there aren't two inputs that feed the core clock on C6678 like there are on C6670.)

    Best Regards,
    Chad

  • 0 in reply to Chad Courtney
    Guru 15520 points

    Hi Chad,

    Thank you so much for the answer.
    Now, I understood.

    Best regards,
    g.f.