• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 231 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Help in understanding the bootloader in tms320c6670 processor

denz
Intellectual 340 points


Hello all,

i am not getting a clean understanding of the data sheet of the boot loader section i.e. 2.2.

         what do you mean by the boot loader pins are sampled to latch the boot configuration.

Please guide me.

Thankyou.

  • 0
    TI__Mastermind 30825 points

    I believe you're actually referring to the Statement of the Bootloader UG in section 2.2 that states. "During the Power on Reset sequence the 13 bootloader
    pins are sampled to latch the boot configuration."

    You may find the Data Manual's description a bit more enlightening - Section 3.1

    3.1 Device Configuration at Device Reset
    Table 3-1 describes the device configuration pins. The logic level is latched at power-on reset to determine the device
    configuration. The logic level on the device configuration pins can be set by using external pullup/pulldown resistors
    or by using some control device (e.g., FPGA/CPLD) to intelligently drive these pins. When using a control device,
    care should be taken to ensure there is no contention on the lines when the device is out of reset. The device
    configuration pins are sampled during power-on reset and are driven after the reset is removed. To avoid
    contention, the control device must stop driving the device configuration pins of the DSP.

    For timing on when these Config Pins (muxed with the GPIO pins) need to be driven see section 7.2 of the Data Manual which has the Power Sequence timings.

    Best Regards,

    Chad