• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 97 subscribers
  • Views 220 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Power supply design for C6655

Udayakumar Raju
Prodigy 130 points

Hi, 

In our C6655 based custom design, there is no load on 1.5V rails except PCIe bus interface. There are no external memory, SGMII, Hyperlink and SRIO interfaces.

Though ,there is very light load on 1.5V rails , should 1.5V rail be designed /capable to deliver at max current rate as stated in datasheet?

Is it possible to design 1.5V at 100mA  ( 60mA for PCIe and 40mA safe over margin) size?

Thanks in advance for your reply.

Regards,

Udaya

  • 0
    TI__Mastermind 42545 points

    Hi Udaya,

    Presently we haven't completed the power characterization for the C6655.  Once that is complete we will release a spreadsheet that will allow you to define which portions of the C6655 are in use.  The spreadsheet will then give you the power requirements for each of the supplies.  I can't really give you a good estimate before we have that data.  I don't think we anticipated that anyone would be using the device without DDR3 memory.  I'm assuming the internal memory is enough for your purposes?