Hello,all!
Recently ,i have been testing DDR3 within a C6678 board designed by our employee,since the DDR work normal with signal word read or write,
we try to test DDR using EDMA3, and the problem is when we moved data form DDR3 to L2 (read from DDR ) , some data in L2 did not math with the
data in DDR3 .but when we move data from L2 to DDR3,it work ok,the data mathed. can you give us some suggestion about this problem ?
another problem is about the ECC,we want to use ECC to do error correction , so we enable the ECC as DDR3 cotroller user guider suggested.
the problem is the first 128k memory space in DDR3 is almost 0x00000000 after we enable the ECC, and we can't wirte value to the first 128k memory spce ,
but the remained memory space work normal ,we don't know why this happened? can somebody give us some suggestions ?