This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

OMAP4430 Cache Misses

TI customer...."

We are looking for some guidance from TI with respect to the DSP core in the OMAP4.

  1. We have discovered a potential Code Composer Studio compiler bug where it produces incorrect assembly code under certain circumstances.   We have contacted Paul Pritchett from TI Wireless Group – he said they do not support the CCS product.
  2. We are running into MIPS issues with the DSP on the OMAP4.   We suspect it is due to cache misses.  We would like a better understanding of memory/cache management and available options so we can take better advantage of the OMAP architecture to meet our performance requirements.
  3. Is there any TI training available specifically for the OMAP4 DSP core (not generic OMAP4 or stand alone 64x training)?
  • Lou,

    Please contact your TI representative for access to a version of the TRM available under NDA that provides more information about the DSP including caches, since this information is not available in the public domain.

    Regards,
    Gina