• State
  • Locked Locked
  • Replies 0 replies
  • Subscribers 97 subscribers
  • Views 314 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DM8168 DDR3 DMM in non interleaved mode

maril
Intellectual 560 points

Hi Everyone ,

I am trying to test DM8168 DMM to operate in non interleaved fashion. I want to use SDRC0 only . In my cutom board i have a 512 MB memory connected to SDRC0 32 bit bus. I would like to configure the DMM controller to work in 512MB non interleaved mode using SDRC0 only. Has anyone tried this configuration. If so can you share the values to be programmed in LISA memory map registers DMM_LISA_MAP__0-3 for achieving a non interleaved single SDRC configuration ?

Thanks in advance,

Anil