• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 98 subscribers
  • Views 616 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM335x EVM SDK supported NAND

Simon Defayette5
Intellectual 365 points

Hi,

  I'm trying to understand what NAND buswidth (x8, x16, etc) is supported with the current AM335x SDK.  I read the uBoot and Linux source code and I can see that it's configured to work with a 8 bits NAND devices.  Also, I can't find the SPL (MLO) source code to see how the internal is working... and if it needs to be modified for x16 NAND.

Can someone can confirm me what bus width is supported and if the SPL (MLO) has to be changed if I want it to be 16 bits.

NOTE : Where can I get the SPL source code?

Thanks,

Simon

  • 0
    Prodigy 130 points

    I've gotten U-Boot and Linux to work with an 8-bit NAND device, but I had to change the AM335x timings used in the EVM to get it to work.  I believe the AM335x EVM uses a Micron 16-bit NAND.

    U-Boot and the Linux kernel independently attempt to probe for both 8-bit and 16-bit NAND devices.  

    The SPL source code is in U-Boot.  You will see lots of references to SPL there.

  • 0
    TI__Mastermind 40090 points

    The SPL code is part of the u-boot source code. SPL code is delineated by

    #ifdef CONFIG_SPL_BUILD
     

    Look in evm.c, this is where the SPL code is.

    Here is the commit message showing the steps and files modified from a board port tree that we use to training that adds 16b nand support

        AM335x: Added 16 Bit NAND Support
       
        mem.h:
       
        * Change GPMC Configuration from 8 to 16 bits
       
        evm.c:
       
        * Added in nandecc command which allows selection of
          ecc modes between HW and SW
        * Removed omap_mmc_init for the mmc1 interface as that
          collides with 16 Bit NAND support
       
        mux.c:
       
        * Added support for upper 8 bits to complete pin mux for
          16 Bit NAND Support
        * Removed mmc1 pin mux config for as this collides with
          with 16 bit NAND on the GPMC bus.

    Here is the link to directory with the example code

    http://gitorious.org/sitara-board-port/sitara-board-port-uboot/trees/board-port-05.05.00.00/board/ti/am335x