I am working on the Interface between EMIF of TMS320C6713 and FIFO created with in FPGA I write an array from EMIF using CE2 with in FIFO and Read back..
I have read that EMIF is running on SYSCLK3 which can be set to maximum value of 100 MHz.
I am also using a Logic analyzer to monitor signals of EMIF on Logic analyzer.
When EMIF is running at frequency less then 50 MHz all signals are correct on Logic analyzer and in watch window correct data is shown. But when EMIF clock frequency increases more than 50 MHz data written on EMIF last (Last written word which I write on any CE2 or CE3) is read first on CE2 which is shown in watch window array, but on logic analyzer all signals are correct.
Kindly try to solve my problem as last written data is received first on EMIF when EMIF frequency in greaterr then 50MHz.
Regards,
Zeeshan