This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DM3730 Wakeup Interrupt Issue

Other Parts Discussed in Thread: DM3730

Hi,

Thank You for reading the post.

We are using DM3730. One of the GPIO we are using as Resume button.

What are the steps to be followed for clearing the WAKEUPEVENT BIT[15] being set in CONTROL_PADCONF register when the processor comes out of suspend immediately?

Also when I check the MPU_PRM_IRQ_STS register it shows a value of 0x0000 0200. Once the processor comes out of suspend we are writing 1 to that register to clear the Wakeup interrupt.

But, what we observe is the PRM_MPU_IRQ_STS BIT:9 is not getting cleared.

When we are going through TRM it is noticed that we also need to clear the interrupt in PM_WKST_WKUP register. So, we are writing a value of 0x10100.

After writing 0x10100 to WKST_WKUP register if I read back it still shows a value of 0x100.

Regards,

GSR

  • Hi,

    The steps which are necessary for wake-up the system are described in the Technical reference manual chapter 3.5.7.3.2 Wake-Up Sequences (Transition From Retention/Off to On).

    http://www.ti.com/lit/ug/sprugn4r/sprugn4r.pdf

    BR

    Tsvetolin Shulev

  • Hi Tsvetolin Shulev,

    Thank You for the reply.

    When I followed the sequence that is given in section 3.5.7.2.2 I/O Wake-Up Mechanism the issue got resolved.

    So, before entering suspend configure the PADCONF Register with a value of 0x731C (GPIO_162). 

    Set PRCM.PM_WKEN_WKUP[8] and PRCM.PM_WKEN_WKUP[16] to 1.

    Wait until PM_WKST_WKUP[16] get set. Then clear it.

    When system resumes in the PRCM interrupt handler clear PRCM.PM_WKEN_WKUP[16] and (PRCM.PM_WKEN_WKUP[8].

    Clear PRCM.PM_WKST_WKUP[8].

    1. But I want to make sure that this procedure is applicable when system comes out of Resume?
    2. Can we disable GPIO6 module using GPIO_CTRL register?

    Regards,

    GSR