• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 200 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SWCU093B document and clarification

Semir Fazlagic
Intellectual 290 points

In document SWCU093B are presented two schematics which should note differences in VRTC supply for DDRAM2 and DDRAM3.

Signals INT1 and SLEEP are connected to  GPIO1_8 and GPIO1_9.

It really is confused what is presented under GPIO1_8 (or 1_9).

There are more doubts (could be used any GPIO bank, or only some banks, or only some signals of this bank...)?

  • 0
    TI__Guru**** 393215 points
    Hi Semir,
     
    If you look at AM335X GP EVM, AM335X ICE EVM and AM335X Starter Kit schematics you will see that these signals are ether not connected to processor, or routed through serial 0Ohm resistor which is not mounted. Where they have been routed, they go to a free GPIO, not particularly to GPIO1_8 and GPIO1_9. This makes me think that INT1 and SLEEP are not supported by software.
     
    As for GPIO1_8 and GPIO1_9, these are balls E18 and E17 on the ZCZ package (resp. balls F19 and F18 on the ZCE package). See Table 2-14 on page 55 of the AM335X Datasheet.
     
    Best Regards
    Biser