This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CYDM Timing Calculation Help

Other Parts Discussed in Thread: OMAPL138

Hi All,

     I need assistance in calculating timing requirement for CYDM128B with OMAPL138. This is a 16 bit device interfaced using EMIF.

http://www.cypress.com/?mpn=CYDM128B16-55BVXI

Regards

Dinu

  • Dinu

    What is the VCC voltage you plan to use for your application? Have you got a chance to look at the OMAPL138 TRM? The formula for calculating the EMIF timing is in the TRM.

    Thanks

    David

  • David,

       Thanks for your interest. Sorry to mention about the voltage. Our board is working at 1.8V. I went through both the documents. Some AN provided is also in the link above. From those I came to understood that the CYDM is working as ASYNC Memory. So as per my understanding only CEnCFG need to be configured. Interface 16bit with BA[1] controllong A0 of CYDM. So I went to calculate R_SETUP/W_SETUP, R_STROBE/W_STROBE and R_HOLD/W_HOLD. But I failed to achieve at a desired result. My EMIF Interface is operating @100MHz. I came across the key timing to be noted for calculate SETUP/STROBE/HOLD timing but I can't correlate it with CYDM data sheet.

    Regards

    Dinu