The C66 EMIF16 is clocking at CPU clk/6. Hence, if CPU clk is 1GHz, EMIF16 is clocking at 166.7MHz. With 16 data lines, the data transfer rate will be 2.67Gbps.
My question is I am using 2x devices to be connected to the C66 EMIF16 - FPGA, NAND flash. The address and data line will be bussed across both devices. As 166.7MHz is relatively high-speed, wouldn't the signal integrity (SI) be critical? If signal integrity is critical, having 2 parallel paths (to the 2 devices) from 1 line (eg. EMIFD00) will create a stub effect and degrade the SI.