This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

GPMC interface with FPGA for AM5339

Dear Sir:

We would like to implement GPMC interface to FPGA using (SRAM interface).  We would like to use it in SYS/BIOS RTOS since we have a lot of real time ISRs.

Do you have any document on implement GPMC interface for SYS/BIOS?  Which EVM board is best to experiment this GPMC interface?


Beaglebone only has windows compact and Linux software, it does not have SYS/BIOS port now.  ICE board has SYS/BIOS but GPMC interface is not easily accessible.

Thank you very much.

Timothy

  • Hi Timothy,

    This is a pretty open-ended request from my perspective, but I think you are just asking which evaluation board has the easiest access to GPMC pins? I do not know which would be 'best,' but it sounds like you are already investigating the schematics for all of these boards and ultimately it is your decision which to use.

    The GP-EVM pins out the GPMC pins to the daughterboard, so you could remove the daughterboard and gain access to the pins from there; however, keep in mind that you lose everything on that daughterboard in this scenario (including connections to the LCD daughterboard as well as both your NOR and NAND flash). This is not a deal-breaker in terms of using the board, but it will limit what you can do with it in this state.

    SYS/BIOS does run on the AM335x, but as you alluded peripheral support is limited outside of the IDK software. This software is designed specifically for industrial applications, but the SYS/BIOS kernel will run just fine. You could reference StarterWare (which is an OS-less peripheral layer) as well.

  • Hi, Tim:

    From our application, we need only two things to work if we use AM335x-A8 processor.  One is Real-time OS and the other one is the GPMC interface with FPGA.

    We have looked at all the board, GP-EVM, Beaglebone, ICE and none of them provide best solution for our application.  As you know, GPMC interface is used in many Ti chips including OMAP3, OMAP4 and other A8 processors.  Does TI has example design that works with any RTOS?

    We have used NXP and Atmel ARM9 chips using SRAM interface for FPGA connection.  This is our first time to try to switch to fast TI chips.  We already bought the ICE board and found out it is impossible to access the GPMC interface.  First, we can not put the cable on the 1mm 40 Header because it is conflict with the serial port.  Second, the GPMC is not populated on the J12.

    We will try to return the ICE board and look for something else.

    Regards,

    TIm