uPP start signal

I'm using uPP to receive image data from FPGA, but have some puzzle about start signal:

1. Could the FPGA output the start signal on the first data_enable signal ?  that means, a start signal with many enable signals.

2. Is there any idea about the frame synchronization?

Thanks in advance.

dp