This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3352 Ethernet PHY and NAND Flash Boot

Other Parts Discussed in Thread: AM3352

Hi,

I am having below queries regarding AM3352 processor etherent interface and NAND Flash Boot.

1. Can LAN8720Ai IC work with AM3352 in RMII Mode. What software modifications are required. Does Linux BSP has LAN8720Ai Driver available?

2. As per errata WAIT0 and RMII2_CRS_DV are multiplexed on the same pins. Also GPMC_WPn and RMII2_RXERR are multiplexed on the same pins. If using NAND Boot and RMII2 Etherent interface all the four pins are required. The errata recommends using 2 to 1 multiplexer for WAIT0 but no information is given for GPMC_WPn signal. Do we need to use multiplexer for GPMC_WPn signal? Can't understand the exact implementation of 2 to 1 multiplexer channel select signal with AM3352. Does the multiplexer control signal to be connected to any GPIO pin of AM3352 with pull down resistor to select NAND signal on power on. Requested to provide application schematic if available with NAND boot and Dual RMII ethernet interface.

Regards,

Mitesh