Hi,
I was reading the GPIO guide and in section1.3 about interrupts we have:
"RIS_TRIG and FAL_TRIG are not directly accessible or visible to the CPU. These registers are accessed indirectly through four registers: SET_RIS_TRIG, CLR_RIS_TRIG, SET_FAL_TRIG, and CLR_FAL_TRIG. Writing 1 to a bit on the SET_RIS_TRIG register sets the corresponding bit on the RIS_TRIG register. Writing 1 to a bit of CLR_RIS_TRIG register clears the corresponding bit on the RIS_TRIG register."
So I'm asking my self why do we have SET_RIS_TRIG and CLR_RIS_TRIG, wouldn't it be easier to set if we have only one register and write 1 or 0 to it?
And if I write 1 to both SET_RIS_TRIG and CLR_RIS_TRIG, what will happen?
Thanks