Hi,
I found a spi workaround to access CS0 from the 80 pin header from this e2e thread: http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/f/639/p/212050/752026.aspx
Will this workaround cause my NAND boot to now not work. I realize the NOR boot is now not possible.
Thanks,
Will