In the mixed mode, i can see the asseblem instruction and source code meanwhile, while my question is if the single asseblem instruction need only one CPU cycle to execute or not?
C6747 chip have a feature of 2400 MIPS/1800 MFLOTS, CCS3.3.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
In the mixed mode, i can see the asseblem instruction and source code meanwhile, while my question is if the single asseblem instruction need only one CPU cycle to execute or not?
C6747 chip have a feature of 2400 MIPS/1800 MFLOTS, CCS3.3.
Thomas,
The TMS320C674x DSP CPU and Instruction Set User's Guide has details of every assembly instruction. You can determine if an instruction is single- or multi-cycle by looking it up in this document.
Regards,
Sunil Kamath