• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 98 subscribers
  • Views 240 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

L1/L2 memory protection documentation

ChrisPerkins
Prodigy 210 points
Other Parts Discussed in Thread: OMAP-L137

I am looking for documentation that describes the L1/L2 memory protection hardware and registers in an OMAP-L137.  All I have found is Table 2-3 in the omap-l137.pdf (SPRS563E).  This memory protection appears to be different from the L3/EMIF memory protection described in the TRM.

What I am really attempting to do is allow the ARM to have access to a range of addresses in L2 memory.

I'd appreciate if I could be pointed in the right direction.

Thanks,

Chris

  • 0
    TI__Guru* 83885 points

    Chris

    Details of C674x SS memory protection is in the megamodule guide

    http://www.ti.com/lit/ug/sprufk5a/sprufk5a.pdf

    By default the memory protection on L1/L2 is "off" , so you should be able to access the DSP L1/L2 memories from ARM. Make sure you are using the right address in the memory map.

    Refer to table 2-4 in the OMAPL137 datasheet, for ARM the DSP L2/L1 are visible/accessible via 0x11800000, 0x11E0 0000  etc not 0x0080 0000 etc.

    Regards

    Mukul

  • 0 in reply to Mukul Bhatnagar
    Prodigy 210 points

    Thanks Mukul.

    A comment on the documentation:  Most of the OMAP-L137 technical information has been moved to the TRM (SPRUH92A) and for register addresses etc I look in the device system guide (SPRS563E).  However there are still some gaps like this where you have to go back to older C6747 guides to fill the holes.  It's just confusing.

    Chris

  • 0 in reply to ChrisPerkins
    TI__Guru* 83885 points

    Thanks for the feedback Chris. We are trying to ensure that users are able to find everything under one hood. The merging of individual peripheral guides + system guide into a single TRM / doc was an effort in this direction (previously these were all different lit numbers)


    The c674x CPU and Megamodule guide is "common" across several devices which integrate the c674x SS core, so it is not incorporated in device specific OMAPL137 collateral, to avoid redundancy and challenges with bug fixing etc.
    We try to offset this by providing relevant links in the "Documentation Support" section of the datasheet.

    We could probably arrange this more efficiently in product folders/wiki, so users don't miss it. 

    If you had additional inputs, feel free to let us know.

    Regards

    Mukul