This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

OMAP3530 DSP MMU Fault

Other Parts Discussed in Thread: OMAP3530

Hi , everyone

I am trying  to transplant a video decoder OMAP3530 development board. The Decoder code program is tested in ccs environment  and it is correct. I now want to build all of the source code and make a codec in DVSDK  under linux environment. Then encapsulated into a codec server, and finally  the server is called by the the arm  application 。 when I execution I always find  an error .DSP MMU Error Fault!  MMU_IRQSTATUS = [0x1]. Virtual DSP addr reference that generated the interrupt = [0xc6ace560]

AND the Virtual address is not fixed and seems to be random.I check it online and looked at the fllows links http://processors.wiki.ti.com/index.php/Changing_DSPLink_Memory_Map and http://processors.wiki.ti.com/index.php/DSP_MMU_Faults

 but I have a few questions.

The first one is involved in this link(http://processors.wiki.ti.com/index.php/Changing_DSPLink_Memory_Map ) to the modify dsp map, I found several segments such as DDR2, DSPLINKMEM, etc. are defined in two files,dsplink-omap3530-base.tci and CFG_OMAP3530_SHMEM.c.But I was in the codec server. tcf filemodify specific segments:

var mem_ext = [
{
comment: "RESET_VECTOR: off-chip memory for the reset vector table",
name: "RESET_VECTOR",
base: RESET_VECTOR_BASE_ADDR,
len: RESET_VECTOR_SIZE,
space: "code/data"
},
{
comment: "DSPLINK: off-chip memory reserved for DSPLINK code and data",
name: "DSPLINKMEM",
base: (RESET_VECTOR_BASE_ADDR + RESET_VECTOR_SIZE),
len: (DSPLINKMEM_SIZE-RESET_VECTOR_SIZE),
space: "code/data"
},
{
comment: "DDRALGHEAP: off-chip memory for dynamic algmem allocation",
name: "DDRALGHEAP",
base: (RESET_VECTOR_BASE_ADDR + DSPLINKMEM_SIZE),
len: DDRALGHEAP_SIZE,
space: "code/data"
},
{
comment: "DDR2: off-chip memory for application code and data",
name: "DDR2",
base: (RESET_VECTOR_BASE_ADDR + DSPLINKMEM_SIZE + DDRALGHEAP_SIZE),
len: DSPEXTMEM_SIZE,
space: "code/data"
},
{
comment: "L4CORE: L4-Core Interconnect Address Space",
name: "L4CORE",
base: 0x48000000,
len: 0x01000000,
space: "data"
},
{
comment: "L4PER: L4-Peripheral Interconnect Address Space",
name: "L4PER",
base: 0x49000000,
len: 0x00100000,
space: "data"
},

After the execution I used the  CE_DEBUG and  Print  the information about the segments is also changed as i modified in the codec server. Tcf file .

So I do not know what is the relationship between both.。 now two places on the designation of these segments is not the same.Please tell me the relationship between them. Anddoes my problem have   relationship with this? AND The most important is What possible reasons could cause  the problem of DSP MMU Error Fault? I have read  the   http://processors.wiki.ti.com/index.php/DSP_MMU_Faults could find any useful information. i have check the .map file in  the codec server and i could find the address that the virtual address above. could you give me some suggestion? i have confused the problem long time .

Thank you very much!!