This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ARM (AM3359) access times on on-chip memories by L3 and L4 interfaces.

Other Parts Discussed in Thread: AM3359

I have following questions about the ARM (AM3359) internal access time by L3 and L4.

I would be very happy, if someone could answer.

Which interface should be applied for an interconnection between ARM and memory-units? 

L3 or L4? Are the L3 and L4 applications configurable?

How long does ARM (Cortex-A8) access-time take to write/or read a Byte (or Double word) on 64K Shared Memory?

How long does ARM (Cortex-A8) access-time take to write/or read a Byte (or Double word) on 64K RAM Memory?

How long does ARM (Cortex-A8) access-time take to write/or read a Byte (or Double word) on PRU 12K Shared Memory?

How long does ARM (Cortex-A8) access-time take to write/or read a Byte (or Double word) on PRU0/1 8K Memory?

Is the ARM has the same access time for all these memory-units!? 

Best regards

Rouzbeh