Hi,
we generate an end of packet interrupt on the fftc input queue 0. The interrupt is working, but we cannot determine the source of it because FFTC_ERROR_INTERRUPT_STATUS_REGISTER remains cleared.
This only happens while running on the simulator. When run on hardware the expected bit is set on the above mentioned register.
Is there a problem with the c6670 simulator?
Kind regards
Ralf