Access to L1/L2 cache C674x

Sergey Slyusarenko

Hello

I have evalution board with DM8168 + DSP C674x. I wrote an image processing application using C6EZAccel. How can I get access L1/L2 DSP cache inside my algorithm for increasing its efficiency? What API, frameworks should I use? Maybe some example codes.

Thanks, Sergey.

over 12 years ago

0 Radhesh Bhat over 12 years ago

Genius 4590 points

Hi Sergey,

Have you referred to this doc? http://www.ti.com/lit/ug/sprug82a/sprug82a.pdf

0 Sergey Slyusarenko over 12 years ago in reply to Radhesh Bhat

Prodigy 215 points

Hi Radhesh,

Thanks for the reference to document. It sounds like Chip Support Library is exactly what I need. But on its download page there is only a version for Windows host. Is there any version for Linux host?

Regards,

Sergey

Processors

Processors forum

Access to L1/L2 cache C674x