MIPI DSI Data Lane ERRCONTENTIONLP1_3

JH Tsou

I'm trying use pandaboard es to work with iphone4s panel which support MIPI DSI. I use panel-taal.c and modify board-omap4panda.c from spd4430.c . But i can't observe

LP mode Data Lane waveform. But HS clock waveform can be observed. This may cause panel power-on sequence fail. How can i fix this issue ?

over 12 years ago

0 JH Tsou over 12 years ago

Prodigy 170 points

Is there any setup to let Data Lane output signal (waveform) without Panel attached ? or any driver can do that for pandaboard es ?

0 Rafael Rodriguez over 12 years ago in reply to JH Tsou

TI__Intellectual 1035 points

Oh I had not seen this post.

panel-taal.c driver is for a Command mode DSI panel. Is your panel the correct type?

Please provide the following information from you panel datasheet:

Blankings (hfp, hbp, hsw, vfp,.. etc)

Bits per pixel.

Refresh rate.

PixelClock

Is it a command mode or video mode panel? How many DSI lanes are used? Which lane is the clock lane, and which are the data lanes?

Usually there are min, target and max values, please provide them all.

Also, is there any other chip between OMAP and the panel?

0 JH Tsou over 12 years ago in reply to Rafael Rodriguez

Prodigy 170 points

Dear Rafael:

Thanks your reply.

My panel is LH350WS1-SD02. But I'm not very sure it's command mode or video mode.

It's timing parameters are:

vfp = 12 lines

vbp = 12 lines

vdisp = 960 lines

vsw = 16 (min) lines

hfp =16 (min) pixels

hdisp = 640 (max) pixels

hsw + hbp = 16 pixels

1 lines = 16.667 us . so we can get frame rate is 60Hz.

1 lines = 640 + 16 +16 = 672 pixels. So 1 pixels is about 40.3 MHz.

Pixels clock is defined as DSICLK/4.

It's 24 bits R8,G8,B8.

3 data lanes and 1 clock lane.

that's what i can get from LH350WS1-SD02.pdf datasheet.

And I don't know if there's chip exist or not between OMAP and panel. I can't find it from the datasheet.

I try and error command mode and video mode. But i still can't observe waveform from Data Lane 0.

0 JH Tsou over 12 years ago in reply to JH Tsou

Prodigy 170 points

Dear Rafael:

I think it should be command mode. Because it support 0x11 (sleep out) command and 0x29 (display on) DCS command.

0 JH Tsou over 12 years ago in reply to JH Tsou

Prodigy 170 points

panel pdf:

https://docs.google.com/viewer?a=v&q=cache:DYUjYl2sDAgJ:www.avidia.com.tw/docs/product/LH350WS1-SD02.pdf+lh350ws1-sd02&hl=zh-TW&gl=tw&pid=bl&srcid=ADGEESi7zo2Z1bpp86nTXYFAYC6DpeGGMac9aTF-RD3vAe4cdu7f5vxrOnBXhwNahE6YvvXAwH70lJNLW5QALagj731_vHmhv8XkzBFTuUD_JovHLqI_PqfKZ0HtbBTJ8eEjJL_By9T8&sig=AHIEtbTzEQR3B2_tJYot5Jgh7JLou7qHHw

0 JH Tsou over 12 years ago in reply to JH Tsou

Prodigy 170 points

Dear all:

I found it should be external bridgeboard connector issue. It's solved. thanks all.

Processors

Processors forum

MIPI DSI Data Lane ERRCONTENTIONLP1_3