This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Aintc registers query

Hi,

I know that this sounds like a silly question, but i have to post it to get some expert help, Basically  I'm not able to understand what is the difference betweeen HIER and HIEISR in OMap L 138 AINTC registers, could any please explain.

How can i use this to enable say a gpio1 module (int 43) as an FIQ.

------------------------------------------------------------------------------------------------------------------------

12.4.9 Host Interrupt Enable Indexed Set Register (HIEISR)

The host interrupt enable indexed set register (HIEISR) allows enabling a host interrupt output. The host
interrupt to enable is the INDEX value written. This enables the host interrupt output or triggers the output
again if already enabled. The HEISR is shown in Figure 12-11 and described in Table 12-11.

12.4.37 Host Interrupt Enable Register (HIER)
The host interrupt enable register (HIER) enables or disables individual host interrupts (FIQ and IRQ).
These work separately from the global enables. There is one bit per host interrupt. These bits are updated
when writing to the host interrupt enable indexed set register (HIEISR) and the host interrupt disable
indexed clear register (HIDISR). The HIER is shown in Figure 12-39 and described in Table 12-39.

------------------------------------------------------------------------------------------------------------------------

Gorge

  • I would recommend using Starterware

    http://processors.wiki.ti.com/index.php/StarterWare_01.00.01.01_User_Guide#Interrupt_Controller

    or ARM interrupt examples from quickStartrCSL

    http://processors.wiki.ti.com/index.php/QuickStartOMAPL1x_rCSL

    This would be the easiest way to jumpstart on AINTC

    Regards

    Mukul