This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

About Center-to-center DQ[x] to other DQ[x] trace spacing of AM335x DDR2 design.

Guru 10570 points

Hello.

I have refered AM335x datasheet Table 5-53(sprs717e: P165).
There is a description:
  No.8 Center-to-center DQ[x] to other DQ[x] trace spacing .. 3w[MIN]
  (3) Center-to-center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing congestion.

Since the note(3) allows that the routed length is minimum(w) for up to 500 mils, how long routed length is allowed when center-to-center spacing is 2w?

Our important customer would like to know this.
They are thinking that this rule is concern for effect of crosstalk.
In generally, if it will be a wider pattern width, it will be the longer the distance.
Whether this considering is correct, may I have your help?

Best regards, RY