• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 98 subscribers
  • Views 1295 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

c6657 88E1112 initialization issues

Jing Bai
Intellectual 650 points

hi sirs,

I am fighting with 88E1112 initialization on ours custom board with C6657.Could you help me solve questions below?

1 Is it required DSP_reset# from DSP or FPGA soon after power-on sequence?

2 I found below in C6657evm board users guide which means there is no need to initialize 88E1112 by DSP, because 88E1112 will be initialized from EEPROM directly. Am I right?

PHY is directly programmed using a 256 Byte EEPROM and DSP intervention is not required. The LEDs (Status
0 and Status 1) indicate the speed of Ethernet link. LED (LOS) indicates the presence of link; ON if there is link
and OFF when there is no link. Please refer to table below for more details.

3 If 2 is right, Could you teach me how could I configure this EEPROM which connected to 88E1112?

4 I intend to use ABCU-5741AR2 (AVAGO), could you give me any suggestion?


Thank you in advance

bai

  • 0
    TI__Mastermind 46460 points

    Bai,

    #1 - The Ethernet PHY is taken out of reset by the FPGA after power is properly supplied and before the DSP is taken out of reset.  This sequence allows the DSP to successfully support booting over Ethernet.

    #2 - The assembly does contain an SEEPROM on the Ethernet PHY.  However, I do not beleive there is anything programmed into it.  The operating mode at power-on is set by the pin strapping as shown in the schematic on page 21.

    #3 - We are unable to provide this type of support.  Marvell documentation requires an NDA.  You will need to contact them for the procedure to program the SEEPROM.  You will also need to get documentation from them so that you can know what values to load into it.

    Tom

     

  • 0 in reply to Tom Johnson 16214
    Intellectual 650 points

    Hi Tom,

    Thank you for your prompt reply.

    What you show above is so clear and useful that I could solve my problems easily.

    According to these information I will let FPGA take out PHY_RESET# during active DSP_PORz# or DSP_RESETFULLz period.

    Thank you again for your attention to this matter.

    Regards,

    bai

  • 0 in reply to Jing Bai
    TI__Mastermind 46460 points

    Bai,

    Thank you for your confirmation.

    Tom