Setting DDR# data rates?

Michael Farrell

How do you set / configure the DDR# data rates? Needing to run DDR2 or DDR3 at a slower data rate to meet the EMIF limits. I assume it is with a AM335x register to configure DDR_ck (cke), looking through the AM335x Tech Manual I have not been able to find a register that controls the DDR clk.

TKX

over 12 years ago

0 Biser Gatchev-XID over 12 years ago

TI__Guru**** 393215 points

Hi Michael,

From the AM335X TRM:

7.3.2.2 EMIF Clock Management

................... The DDR Command and Data macros are clocked by the DDR PLL. The PRCM divides this clock by two to create the EMIF functional clock (m_clk).

You need to configure the DDR_PLL.

0 Michael Farrell over 12 years ago in reply to Biser Gatchev-XID

Prodigy 100 points

thanks for the reply

Mike

Processors

Processors forum

Setting DDR# data rates?