• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 98 subscribers
  • Views 407 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Questions about Keystone EMIF16 documentation

Johannes
Mastermind 6240 points

Hi,

I was reading the EMIF 16 user guide and I have some questions:


1 - How is WE Strobe Mode selected (I didn't find a specific bit for that)? This can be done only for CE3, right?
2 - In section 2.5.5 we have that "The Select Strobe (SS) Mode is selected when the 'ss' bit in Async Wait Cycle Config Register (AWCCR) is set to '1'. SS mode overrides the WE strobe mode when 'ss' = 1." The 'ss' bit actually is part of ASYNC registers, right?
3 - According to section 2.4 we have two operation modes for EMIF16 (WE Strobe and Select Strobe). Section 2.5.4 is about waveforms, my question is: how the waveforms of 2.5.4.1 (Asynchronous Reads) and 2.5.4.2 (Asynchronous Writes) are obtained? Is making 'ss' bit zero for CE0-2? This way we would have three different operation modes.

Thanks

  • 0
    TI__Mastermind 42545 points

    The EMIF interface has three basic operating modes.

    1) The standard operation mode in which CS goes low before WE or OE which is represented in figures 2-4 and 2-5 of the EMIF users guide.  This mode is only available on CS0-2 when the SS bit in the AxCR configuration register is set to '0'. Note that this bit does not reside in the AWCCR register as stated in the EMIF Users Guide.

    2) The WE strobe mode which operates in the same manner as the standard operating mode except that the byte enable signals operation as byte write enable signals and will only toggle during write operations which is represented in figures 2-8 and 2-9 of the EMIF users guide.  This mode is only available on CS3 when the SS bit in the AxCR configuration register is set to '0'. Note that this bit does not reside in the AWCCR register as stated in the EMIF Users Guide.

    3) The Select strobe mode in which the CS and the WE and OE signals transition at the same time which is represented in figures 2-6 and 2-7 of the EMIF users guide.  This mode is available on CS0-3 when the SS bit in the AxCR configuration register is set to '1'.  This mode will override both the standard mode and the WE strobe mode.

  • 0 in reply to Bill Taboada
    Mastermind 6240 points

    Thanks for clarifying that, Bill.