I am using a TMS320c6713 Processor with four external interrupts to implement four channels of DMA to four devices. I am using the Chip Support Library to setup these four channels. I am using a call to EDMA_configArgs() call with the upper 16-bits set to 0x411 + TCC number in the next four bits. I have setup the TCC Event to process the service and do the appropriate action when the Transfer Complete occurrs. Most of my questions are related to the hardware side. My questions are as follows: How wide a pulse is required by the TMS320c6713 CPU to recognize the service request? Is the service request edge or level sensitive? If its edge sensitive, which edge? I am using an FPGA to generate the Service Requests, my software sends a signal to the FPGA to "Enable the DMA Operation". The Tranfer Complete Service, turns this signal off. When the EDMA_configArgs() is called, the software then makes a call to EDMA_setChannel() to set the event to start the EDMA operation. Immediately, after that the "enable DMA signal is asserted to the FPGA. For example, if I have programmed the channel for two words, and I kicked-off the DMA, will the next transfer request result in the TCC being asserted or does it take two more? How Quickly is the TCC Serviced?