• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 98 subscribers
  • Views 462 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

How to set the DMA to move the data to L2 memory?

Strachey
Intellectual 920 points

Hi,

       I am using RDK2.8.

       In the swosd example, when blend the window, the DMA move the data from the address of pInA which is the offset address of the videoWindowAddr and the address of pInB which is the graphicsWindowAddr to the out address pInA.

        Now I confused about which address I should set the DMA move to?

        Are there any examples about how to use the DMA to move the data to L2 memory and then process them? Can the example SCD or audio demo be helpful?

Sincerely Thanks !

Best Regards !

  • 0
    TI__Guru**** 170625 points

    Hello,

    If by L2 memory, you mean L2 RAM memory in DSP, the start address is 0x4080_0000. For all the start addresses and address ranges in the DM816x device, you can refer to the DM816x datasheet.

    Regards,

    Pavel

  • 0 in reply to Pavel Botev
    Intellectual 920 points

    Hi Pavel,

        Thanks for your reply!

        By the way, the start address is 0x4080_0000 or 0x0480_0000? Because I get different answers.

        According to this "L2 SRAM address is 0x108_00000. The L3 address of c674 L2 SRAM address (GEM UMAP0) is 0x408_0000", what is the difference between "L2 SRAM address" and "The L3 address of c674 L2 SRAM address "?

        Thanks!

        Best Regards!

    Strachey

  • 0 in reply to Strachey
    TI__Guru**** 170625 points

    The start address of the DSP/C674x UMAP0 L2 RAM depends on which is the initiator of the read/write transaction.

    When the C674x UMAP0 L2 RAM is accessed from the L3 interconnect, the start address is 0x4080_0000. See Table 2-26. L3 Memory Map.

    When the C674x UMAP0 L2 RAM is accessed from the Cortex-A8 MPU, the start address is 0x4080_0000. See Table 2-30. CortexTM-A8 Memory Map. The address is the same as in the L3 interconnect, as Cortex-A8 MPU does not have direct access to the C674x L2 RAM, but can access the C674x L2 RAM only through the L3 interconnect.

    When the C674x UMAP0 L2 RAM is accessed from the C674x itself, the start address is 0x0080_0000 (internal to the C674x). See Table 2-31. C674x Memory Map

    Regards,

    Pavel



  • 0 in reply to Pavel Botev
    Intellectual 920 points

    Thanks Pavel, I clear now.

    Best regards!

    Strachey