DSP Load is too high??

Chuan-Hsiu Lee

when I use AAC-LC encoder to encode one 48KHz stereo audio(128Kbps), I found the DSP CPU Load up to 99%,

the efficiency is poor.where is wrong?

I am using DVR RDK 3.50.00.05.

*************Capture Buf Size 8192, Enc Buffer Size 2048
AUDIO: ENC Handle 8EA00, Int Handle 8EA0C
AUDIO: ENC -> bitrate 131072 inputBitsPerSample 16, sampleRate - 48000, numberOfChannels - 2...
AUDIO: ENC -> Rpe_create(AAC_ENC) done....
AUDIO: CAPTURE -> Encoder creation SUCCESS for CH - 0
AUDIO: Audio_startCapture() success....

[c6xdsp ]
[c6xdsp ] 103447: LOAD: CPU: 99.2% HWI: 3.2%, SWI:3.1%
[c6xdsp ]
[c6xdsp ] 103910: LOAD: TSK: SYSTEM : 0.3%
[c6xdsp ] 104365: LOAD: TSK: MISC : 92.6%
[c6xdsp ]

Thanks.

over 12 years ago

0 Badri Narayanan over 12 years ago

TI__Guru 59700 points

We have seen performance issue if the following are not cached on c674:

RPE input buffers

RPE output buffer

AAC algorithm buffers.

By default all buffers are allocated from SR1 which is cache enabled. If you have modified the memory map can you check if you are enabling caching for SharedRegion 1.

You can confirm by checking if MAR bits are set for SharedRegion 1 address range

0 Sivagamy Govindasamy over 12 years ago

TI__Expert 6950 points

Is this capture + encode?

Are the encoder input / output buffers cached?

Refer this link - http://e2e.ti.com/support/dsp/davinci_digital_media_processors/f/717/t/229725.aspx

0 Chuan-Hsiu Lee over 12 years ago in reply to Sivagamy Govindasamy

Intellectual 590 points

Hi,

Thanks for quickly reply.

When I set MAR bit as below, this problem has been solved.

/* cache settings for 1st 512MB DDR */
Cache.MAR128_159 = 0xFFFFFFFF;

Thanks

0 Badri Narayanan over 12 years ago in reply to Chuan-Hsiu Lee

TI__Guru 59700 points

What you have done is fine but is prone to errors when modifying memory map. There is a better way of setting MAR bits >Pls refer cfg/ti816x/FC_RMAN_IRES_c6xdsp.cfg where the MAR buts are calculated based on Memory segment name so that even if you change memory map the MAR bits are correctly updated.

Processors

Processors forum

DSP Load is too high??