• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 254 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

throughput measurements using xd560v2

Delared Delared
Expert 1945 points


Hi,

I have a XD560v2 STM emulator, it looks like that is possible to obtain a graphical view, graph analysis, etc

http://processors.wiki.ti.com/index.php/Visualizing_Common_Platform_Tracer_Data_On_The_Keystone_Architecture

Can i evaluate the throughput performance of PCIe communication between 2 shannons through the BOC using my emulator xd560v2?

  • 0
    TI__Genius 12065 points

    There is no Tracer connected to PCIe data space directly in C66x device but you could monitor the Trace at the memory end point such as DDR, MSMC SRAM, L2 SRAM, etc.

    And you could choose the Transaction Master to be PCIe in the Trace breakpoint  property. Then you can get the trace statistics of transactions from PCIe master to DDR in local device.

    So you could get some information of the PCIe transactions to DDR in this way. Please see more details in the Trace user guide or other wiki pages.