• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 253 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3359 SPI

Bindu Ganesh
Expert 2220 points

Hi,

I'm using GPIO lines for chip select, as per my requirement i need to change the status of GPIO line ( only after all the SPI Data bits are transmitted ).

AS per the TRM page 4003 , we checked for register MCSPI_CH(i)STAT, 2nd bit EOT : for end of transmission, but

can any one please guide me how can i clear  the bit EOT once it is set for next  transmission ( because for my next transmission data, this bit is ratained as 1 and my GPIO lines status is changed before the transmission is completed)

any feed back is appriciable, as i'm a new to this processor.

 

Regards,

Bindu

  • 0
    TI__Mastermind 25235 points

    Hi Bindu,

    From section 24.4.1.9 McSPI Channel (i) Status Register (MCSPI_CH(i)STAT) from the TRM:

    Bit 2 - EOT

    Channel i end-of-transfer status. The definitions of beginning and end of transfer vary with master versus slave and the transfer format (transmit/receive mode, turbo mode).
    0 - This flag is automatically cleared when the shift register is loaded with the data from the transmitter register (beginning of transfer).
    1 - This flag is automatically set to one at the end of an SPI transfer.

    Best regards,
    Miroslav