• State
  • Locked Locked
  • Replies 0 replies
  • Subscribers 97 subscribers
  • Views 115 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Network On Chip and OCP

Lusheng zhang
Intellectual 440 points

DM8168 platform OCP CLK is 400MHz. Cortex A8 CPU CLK is 1GHz 

 How many cycles will it take to read or write one 32bit word from  L3 or L4 space (uncache unbuffer)?

I donot know the efficiency of the interconnect bus.