How is the SGMII SerDes loopback mode configured? Is there the configuration example?
Is LOOPBACK field in the SerDes Registers (SGMII_SERDES_CFGRXn, SGMII_SERDES_CFGTXn) only set to loopback mode?
Best regards,
Daisuke
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
How is the SGMII SerDes loopback mode configured? Is there the configuration example?
Is LOOPBACK field in the SerDes Registers (SGMII_SERDES_CFGRXn, SGMII_SERDES_CFGTXn) only set to loopback mode?
Best regards,
Daisuke
The following loopback modes are supported.
- MAC transmit to MAC receive loopback mode (digital loopback)
- MAC receive to MAC transmit loopback mode (FIFO loopback)
- SGMII or SerDes loopback modes (transmit to receive)
The User's Guide, Section 2.4.3.1 in SPRUGV9D, describes the Digital Loopback.
The LOOPBACK bit in SGMII Control Register is used for this Digital Loopback.
I guess the LOOPBACK bit in the MAC Control Register is used for the MAC's digital loopback.
Does this Digital Loopback mean the SGMII loopback mode?
The PDK example supports this mode.
\pdk_C6678_1_1_2_6\packages\ti\drv\pa\example
About other modes, are there the details and the configuration example?
Best regards,
Daisuke