This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

how many boot parameter in boot image?

For C6678 boot image ,  there are 8 boot table in boot image , but  how many boot parameter in boot image?

I think i only need one boot parameter , when the dsp boot , the boot parameter execute first , then the 8 core boot table execute one by one, is it right?

And when i need mang boot parameter in boot image?

Thank  you !!!

  • Hi Xi Su,

    Yes, your understanding is correct. Even if you have 8 different boot tables for the 8 cores on C6678, there is only one boot parameter table defined by the ROM with parameters initialized for the selected boot mode. Core 0 loads all the 8 boot tables from the boot media to the device memory and then issues an IPC interrupt to the secondary cores  to branch to boot magic address defined at the start of each of the boot tables.

    If certain peripherals need to be programmed differently from their reset values before loading your application eg DDR memory, you can use the boot configuration table to modify the device registers by specifying the address to be modified and Set and Clear masks. Please let us know if you have any follow up questions.

    Regards,

    Rahul

  • Thank you very much!

    But  when will  i need more than one boot parameter tables ?

  • Xi su,

    The boot ROM defines only one parameter table so you don`t require more than one to boot. If you have to initialize some of the peripherals differently from the initialization in boot parameter table you can define a boot configuration table as is the case when you have to use a different DDR3 configuration. Refer to the example pcieboot_ddrinit or the SPI_NOR example that I have provided below to see how the DDR parameters can be modified.

    You can also refer to the example provided by Arun on this e2e thread to see how this is implemented in SPI boot.

    http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/f/639/t/229915.aspx?pi168778=3

    Regards,

    Rahul