• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 99 subscribers
  • Views 728 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

BCP configuration example project for DCI/PDCCH

RCReddy
Genius 3575 points


Hi TI Folks,
                  I have gone through test_lte_dl.c which provides BCP header
configuration for dlsch.


is there any BCP example project for DCI/PDCCH having header configuration for CRC,
Encoder and Ratematcher submodules.

I understand that as per BCP UG LTE PDCCH flow diagram 2-3, BCP can  process CRC, ENC and RM Submodules for single LTE PDCCH and Multiple LTE PDCCH.

In PDK example projects, I could not find an example project on similar lines for DCI/PDCCH.


Regards

RC Reddy

  • 0
    TI__Mastermind 30405 points

    Hi,

    Sorry, we don't have an example project for DCI/PDCCH at this time.

    I would also like to clarify that for the Multiple PDCCH scenario, CRC attach must be done on DSP or other processing resource as the CRC block in BCP can only scramble the CRC bits for one channel, so it cannot process batch of multiple PDCCHs. The CRC box is shaded gray in flow diagram 2-3 to indicate the same.

    Regards
    -Nitin  

  • 0 in reply to Nitin Sakhuja
    Prodigy 140 points

    Hi Sakhuja,

    I was trying to use the BCP for PDCCH on my own project,

    The issue I am facing is that, after all DCI finished  encoding work(include CRC/ENCODE/RateMatch), the CPU will do the multiplexing work. And then the result will input to BCP again, BCP will finish the modulation. But according to memory dump result , the bcp did not recognised the multiplexed result !

    The way  I am using BCP is as below,

    1. for (i; i < numOfDCI; i++){   Send the packet to BCP}, for simplicity, I use one DCI!
    2. wait for all DCI finishing eccoding, and all DCI output to a memory:0x108b6280,
    3. Then we constrcut a new packet input to the BCP for modulation and the input ptr is 0x108b6280, outptr is another memory is 0x108bc100.
    4. and we dump the rate match result(0x108b6280) is :

      0x01000101
      0x00010100
      0x00000101
      0x01000001
      0x00010100
      0x00000001
      0x01010000
      0x00010001
      0x01010101
      0x00010001
      0x01010000
      0x01010100
      0x00010001
      0x01010100
      0x01010001
      0x01000001
      0x01010101
      0x00000101

    5. and the cinit is 0x2083,however the result is :

      0x05030203
      0x05040404
      0x04030403
      0x05020204
      0x04050205
      0x04050404
      0x03020305
      0x05020302
      0x04020204
      0x03020204
      0x02040403
      0x03030402
      0x03040405
      0x05020402
      0x04020405
      0x03020505

      ...........(and so on)

    6. According my calcuation, this result is calculated by the c(i) and b(i) is all 0. so I judge the BCP did not recognize the input.

    Is there anyone who also faced similar issue? if so was is solved? How?

    I am running the code in simulator mode & I have tried setting the target as C6618 and C6670

    The CCS version I am using is 5.3.0

    Thanks in Advance